raiden00pl db514c3e63 arch/arm/src/common/stm32: enable backup domain access for LSI on U5 ... On U5 LSION is in RCC_BDCR, which is write-protected after reset. Without PWR DBP set the LSION write is ignored and stm32_rcc_enablelsi() waits forever for LSIRDY. - Add STM32_HAVE_IP_PWR_M33_V1 (U5) to the common PWR register dispatcher and the common stm32_pwr.h, so common code can reach the U5 PWR definitions and stm32_pwr_enablebkp(). - Rename stm32u5/hardware/stm32_pwr.h to stm32u5xx_pwr.h, so the common dispatcher can include it. - In stm32_lsi.c enable backup domain write access around the BDCR update, as the common LSE drivers do. Signed-off-by: raiden00pl <raiden00@railab.me> Assisted-by: Claude Code		2026-10-10 02:11:46 +08:00
..
actions	free disk space action added to fix docker image build issue	2023-12-08 14:42:17 +01:00
ISSUE_TEMPLATE	.github/ISSUE_TEMPLATE: Add host_info command section into bug report template	2025-01-21 09:11:17 +08:00
linters	.github/linters: Ignore E704 warning	2024-11-17 08:31:08 -03:00
scripts	ci: apply Depends-On dependencies to the memory report	2026-09-15 08:47:25 -03:00
workflows	build(deps): bump docker/setup-buildx-action from 4.3.0 to 4.4.1	2026-09-21 16:28:50 +08:00
CODEOWNERS	arch/arm/src/common/stm32: enable backup domain access for LSI on U5	2026-10-10 02:11:46 +08:00
dependabot.yml	chore: Included githubactions in the dependabot config	2022-06-19 11:43:10 +08:00
gcc.json	.github/gcc.json: Fix space/tab inconsistency	2022-04-12 13:43:06 +08:00
labeler.yml	CI: fix labeler for common boards files	2026-03-08 17:29:17 +01:00
membrowse-targets.json	ci/testing: Update MemBrowse targets and concurrency condition	2026-06-25 12:56:02 -03:00
nxstyle.json
PULL_REQUEST_TEMPLATE.md	docs/pr-template: Update the testing section of the PR template	2025-09-08 08:09:57 -03:00
SECURITY.md	.github: SECURITY.md update.	2026-07-08 09:52:09 +08:00