Fix for SAMv7 SPI: DLYBS value wass calculated, but never written to any registers. This led to incorrect timings on the bus.

This commit is contained in:
Spahlinger, Michael 2017-02-16 07:42:37 -06:00 committed by Gregory Nutt
parent c3bfccf293
commit 42e8b12ec3

View file

@ -1158,6 +1158,7 @@ static int spi_setdelay(struct spi_dev_s *dev, uint32_t startdelay,
regval = spi_getreg(spi, offset);
regval &= ~SPI_CSR_DLYBS_MASK;
regval |= (uint32_t) dlybs << SPI_CSR_DLYBS_SHIFT;
spi_putreg(spi, regval, offset);
/* stopdelay = DLYBCT: Delay Between Consecutive Transfers.
* This field defines the delay between two consecutive transfers with the