mirror of
https://github.com/apache/nuttx.git
synced 2026-10-11 00:00:24 +00:00
acc7d9bd3c
Some checks failed
MemBrowse Memory Report / changes-filter (push) Waiting to run
MemBrowse Memory Report / load-targets (push) Waiting to run
MemBrowse Memory Report / identical (push) Blocked by required conditions
MemBrowse Memory Report / analyze (push) Blocked by required conditions
Build Documentation / build-html (push) Has been cancelled
The Config.K0 cache algorithm applies to both the I- and the D-Cache, but the startup code only initialized the tags of the caches that were selected in Kconfig. With only MIPS32_ICACHE the D-Cache was enabled with indeterminate tags. Initialize the tags of both caches whenever K0 is made cacheable (like the XC32 startup code does), and add the missing hazard barrier after writing Config. MIPS32_ICACHE now selects MIPS32_DCACHE when the chip has one, so that the D-Cache maintenance needed for DMA is built whenever the D-Cache is in use. Assisted-by: Claude Code:claude-opus-5-5 Signed-off-by: Daniel P. Carvalho <danieloak@gmail.com> |
||
|---|---|---|
| .. | ||
| fork.S | ||
| Kconfig | ||
| mips32-memorymap.h | ||
| mips_cache.S | ||
| mips_copystate.c | ||
| mips_doirq.c | ||
| mips_fork.c | ||
| mips_fork.h | ||
| mips_initialstate.c | ||
| mips_irq.c | ||
| mips_registerdump.c | ||
| mips_saveusercontext.c | ||
| mips_schedulesigaction.c | ||
| mips_sigdeliver.c | ||
| mips_swint0.c | ||
| mips_switchcontext.c | ||
| mips_syscall0.S | ||
| Toolchain.defs | ||