mirror of
https://github.com/apache/nuttx.git
synced 2026-10-03 12:18:06 +00:00
e2d5b8f29c
The MAC has a system time that is the base of the PTP hardware timestamps, but the driver never started it, and STM32_ETH_PTP only printed a warning. Add the registers of the timestamp unit and start the system time with the fine update method and the digital rollover, so that the nanoseconds count up to 10^9. The increment is 2 * 10^9 / HCLK ns, and the addend makes the update rate half of HCLK, which leaves room to trim the frequency in both directions. The time starts at zero right after the MAC reset, not with the MAC configuration, so it does not depend on the PHY having a link. The reset clears it, so it starts again each time the interface goes up. With STM32_ETH_PTP_GPIO, start the pulse-per-second output as a pulse train with a period of one second and a width of half of it, at the whole seconds of the system time. The fixed frequency mode of the MAC gives a pulse too short to be seen, so the flexible mode is used. The interrupt of the timestamp unit is not enabled in the MAC: it is set each time the target time of the PPS output is reached and is cleared by reading MACTSSR, which the interrupt handler does not do, so it would stay pending and keep the handler running until the network stops. Register /dev/ptp0 when CONFIG_PTP_CLOCK is set, so that a PTP daemon can read and set the system time and correct its frequency and its phase. The frequency is corrected by changing the addend, by up to 50% each way. A step of the time is added or subtracted with the update register; with the digital rollover a subtraction is programmed with the negated seconds and with 10^9 minus the nanoseconds. The pulse train counts by itself, so it does not follow a step of the system time and would be displaced by the same amount: after the time is set or stepped, it is started again at the next whole second. With HCLK at 200 MHz the system time advanced 10.0018 s while a host clock advanced 10.002 s, and the pulse train was seen on the pin. Reading, setting, steps of +0.5 s and -1.25 s and a change of 100 ppm were done through /dev/ptp0 on hardware, and the edges of the PPS output stayed at the whole seconds of the system time. Signed-off-by: Daniel P. Carvalho <danieloak@gmail.com> Assisted-by: Claude:claude-sonnet-5 |
||
|---|---|---|
| .. | ||
| a1x | ||
| am67 | ||
| am335x | ||
| arm | ||
| armv6-m | ||
| armv7-a | ||
| armv7-m | ||
| armv7-r | ||
| armv8-m | ||
| armv8-r | ||
| at32 | ||
| c5471 | ||
| cmake | ||
| common | ||
| csk6 | ||
| cxd32xx | ||
| cxd56xx | ||
| dm320 | ||
| efm32 | ||
| eoss3 | ||
| fvp-v8r-aarch32 | ||
| gd32f4 | ||
| goldfish | ||
| ht32f491x3 | ||
| imx1 | ||
| imx6 | ||
| imx9 | ||
| imxrt | ||
| kinetis | ||
| kl | ||
| lc823450 | ||
| lpc17xx_40xx | ||
| lpc31xx | ||
| lpc43xx | ||
| lpc54xx | ||
| lpc214x | ||
| lpc2378 | ||
| max326xx | ||
| mcx-nxxx | ||
| moxart | ||
| mps | ||
| mx8mp | ||
| n32h7 | ||
| nrf52 | ||
| nrf53 | ||
| nrf91 | ||
| nuc1xx | ||
| phy62xx | ||
| qemu | ||
| ra4 | ||
| rp23xx | ||
| rp2040 | ||
| rtl8720c | ||
| rtl8720f | ||
| rtl8721dx | ||
| rtl8721f | ||
| s32k1xx | ||
| s32k3xx | ||
| sam34 | ||
| sama5 | ||
| samd2l2 | ||
| samd5e5 | ||
| samv7 | ||
| stm32c0 | ||
| stm32c5 | ||
| stm32f0 | ||
| stm32f1 | ||
| stm32f2 | ||
| stm32f3 | ||
| stm32f4 | ||
| stm32f7 | ||
| stm32g0 | ||
| stm32g4 | ||
| stm32h5 | ||
| stm32h7 | ||
| stm32l0 | ||
| stm32l1 | ||
| stm32l4 | ||
| stm32l5 | ||
| stm32n6 | ||
| stm32u0 | ||
| stm32u3 | ||
| stm32u5 | ||
| stm32wb | ||
| stm32wl5 | ||
| str71x | ||
| tiva | ||
| tlsr82 | ||
| tms570 | ||
| xmc4 | ||
| .gitignore | ||
| CMakeLists.txt | ||
| Makefile | ||