mirror of
https://github.com/apache/nuttx.git
synced 2026-08-01 20:28:58 +00:00
e09048cc88
Correct duplicate "is is" word found in 181 files throughout the codebase. In most cases "is is" was changed to "is", but in contexts like "MCU is is sleep mode" it was corrected to "MCU in sleep mode". Also fixes a "the the" typo in net/inet/inet_sockif.c. This is a pure style/documentation fix that improves code readability. Signed-off-by: Huang Qi <huangqi3@xiaomi.com>
182 lines
7.2 KiB
C
182 lines
7.2 KiB
C
/****************************************************************************
|
|
* boards/arm/lpc31xx/olimex-lpc-h3131/include/board.h
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
* Licensed to the Apache Software Foundation (ASF) under one or more
|
|
* contributor license agreements. See the NOTICE file distributed with
|
|
* this work for additional information regarding copyright ownership. The
|
|
* ASF licenses this file to you under the Apache License, Version 2.0 (the
|
|
* "License"); you may not use this file except in compliance with the
|
|
* License. You may obtain a copy of the License at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
|
|
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
|
|
* License for the specific language governing permissions and limitations
|
|
* under the License.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef __BOARDS_ARM_LPC31XX_OLIMEX_LPC_H3131_INCLUDE_BOARD_H
|
|
#define __BOARDS_ARM_LPC31XX_OLIMEX_LPC_H3131_INCLUDE_BOARD_H
|
|
|
|
/****************************************************************************
|
|
* Included Files
|
|
****************************************************************************/
|
|
|
|
#include <nuttx/config.h>
|
|
#ifndef __ASSEMBLY__
|
|
# include <stdint.h>
|
|
#endif
|
|
|
|
/****************************************************************************
|
|
* Pre-processor Definitions
|
|
****************************************************************************/
|
|
|
|
/* Clocking *****************************************************************/
|
|
|
|
/* Frequency of the FFAST input */
|
|
|
|
#define BOARD_FREQIN_FFAST (12000000) /* ffast (12 MHz crystal) */
|
|
|
|
/* HPLL0 configuration */
|
|
|
|
#define BOARD_HPLL0_FINSEL CGU_HPFINSEL_FFAST /* Frequency input selection */
|
|
#define BOARD_HPLL0_NDEC 131 /* PLL N-divider value */
|
|
#define BOARD_HPLL0_MDEC 29784 /* PLL M-divider value */
|
|
#define BOARD_HPLL0_PDEC 7 /* PLL P-divider value */
|
|
#define BOARD_HPLL0_SELR 0 /* SELR bandwidth selection */
|
|
#define BOARD_HPLL0_SELI 8 /* SELI bandwidth selection */
|
|
#define BOARD_HPLL0_SELP 31 /* SELP bandwidth selection */
|
|
#define BOARD_HPLL0_MODE 0 /* PLL mode */
|
|
#define BOARD_HPLL0_FREQ 406425600 /* Frequency of the PLL in MHz */
|
|
|
|
/* HPLL1 configuration */
|
|
|
|
#define BOARD_HPLL1_FINSEL CGU_HPFINSEL_FFAST /* Frequency input selection */
|
|
#define BOARD_HPLL1_NDEC 770 /* PLL N-divider value */
|
|
#define BOARD_HPLL1_MDEC 8191 /* PLL M-divider value */
|
|
#define BOARD_HPLL1_PDEC 98 /* PLL P-divider value */
|
|
#define BOARD_HPLL1_SELR 0 /* SELR bandwidth selection */
|
|
#define BOARD_HPLL1_SELI 16 /* SELI bandwidth selection */
|
|
#define BOARD_HPLL1_SELP 8 /* SELP bandwidth selection */
|
|
#define BOARD_HPLL1_MODE 0 /* PLL mode */
|
|
#define BOARD_HPLL1_FREQ 180000000 /* Frequency of the PLL in MHz */
|
|
|
|
/* The following 3 bitsets determine which clocks will be enabled at
|
|
* initialization time.
|
|
*/
|
|
|
|
#define BOARD_CLKS_0_31 \
|
|
(_RBIT(CLKID_APB0CLK,0)|_RBIT(CLKID_APB1CLK,0)|_RBIT(CLKID_APB2CLK,0)|\
|
|
_RBIT(CLKID_APB3CLK,0)|_RBIT(CLKID_APB4CLK,0)|_RBIT(CLKID_AHB2INTCCLK,0)|\
|
|
_RBIT(CLKID_AHB0CLK,0)|_RBIT(CLKID_ARM926CORECLK,0)|_RBIT(CLKID_ARM926BUSIFCLK,0)|\
|
|
_RBIT(CLKID_ARM926RETIMECLK,0)|_RBIT(CLKID_ISRAM0CLK,0)|_RBIT(CLKID_ISRAM1CLK,0)|\
|
|
_RBIT(CLKID_ISROMCLK,0)|_RBIT(CLKID_INTCCLK,0)|_RBIT(CLKID_AHB2APB0PCLK,0)|\
|
|
_RBIT(CLKID_EVENTROUTERPCLK,0)|_RBIT(CLKID_CLOCKOUT,0))
|
|
|
|
#define BOARD_CLKS_32_63 \
|
|
(_RBIT(CLKID_IOCONFPCLK,32)|_RBIT(CLKID_CGUPCLK,32)|_RBIT(CLKID_SYSCREGPCLK,32)|\
|
|
_RBIT(CLKID_OTPPCLK,32)|_RBIT(CLKID_AHB2APB1PCLK,32)|_RBIT(CLKID_AHB2APB2PCLK,32)|\
|
|
_RBIT(CLKID_AHB2APB3PCLK,32)|_RBIT(CLKID_EDGEDETPCLK,32))
|
|
|
|
#define BOARD_CLKS_64_92 \
|
|
(0)
|
|
|
|
/* LED definitions **********************************************************/
|
|
|
|
/* If CONFIG_ARCH_LEDS is not defined, then the user can control the LEDs in
|
|
* any way. The following definitions are used to access individual LEDs.
|
|
*/
|
|
|
|
/* LED index values for use with board_userled() */
|
|
|
|
#define BOARD_LED1 0
|
|
#define BOARD_LED2 1
|
|
#define BOARD_NLEDS 2
|
|
|
|
/* LED bits for use with board_userled_all() */
|
|
|
|
#define BOARD_LED1_BIT (1 << BOARD_LED1)
|
|
#define BOARD_LED2_BIT (1 << BOARD_LED2)
|
|
|
|
/* These LEDs are not used by the board port unless CONFIG_ARCH_LEDS is
|
|
* defined. In that case, the usage by the board port is as follows:
|
|
*
|
|
* SYMBOL Meaning LED state
|
|
* LED2 LED1
|
|
* ------------------------ -------------------------- ------ ------
|
|
*/
|
|
|
|
#define LED_STARTED 0 /* NuttX has been started OFF OFF */
|
|
#define LED_HEAPALLOCATE 0 /* Heap has been allocated OFF OFF */
|
|
#define LED_IRQSENABLED 0 /* Interrupts enabled OFF OFF */
|
|
#define LED_STACKCREATED 1 /* Idle stack created ON OFF */
|
|
#define LED_INIRQ 2 /* In an interrupt N/C N/C */
|
|
#define LED_SIGNAL 2 /* In a signal handler N/C N/C */
|
|
#define LED_ASSERTION 2 /* An assertion failed N/C N/C */
|
|
#define LED_PANIC 3 /* The system has crashed N/C Blinking */
|
|
#undef LED_IDLE /* MCU is in sleep mode Not used */
|
|
|
|
/* Thus if LED2 is statically on, NuttX has successfully booted and is,
|
|
* apparently, running normmally. If LED1 is flashing at approximately
|
|
* 2Hz, then a fatal error has been detected and the system has halted.
|
|
*
|
|
* NOTE: That LED2 is not used after completion of booting and may
|
|
* be used by other board-specific logic.
|
|
*/
|
|
|
|
/* Button definitions *******************************************************/
|
|
|
|
/* The Olimex LPC_H3131 has no user buttons */
|
|
|
|
/****************************************************************************
|
|
* Public Data
|
|
****************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#undef EXTERN
|
|
#if defined(__cplusplus)
|
|
#define EXTERN extern "C"
|
|
extern "C"
|
|
{
|
|
#else
|
|
#define EXTERN extern
|
|
#endif
|
|
|
|
/****************************************************************************
|
|
* Public Function Prototypes
|
|
****************************************************************************/
|
|
|
|
#undef EXTERN
|
|
#if defined(__cplusplus)
|
|
}
|
|
#endif
|
|
|
|
/****************************************************************************
|
|
* Name: lpc31_setup_overcurrent
|
|
*
|
|
* Description:
|
|
* Setup to receive an interrupt-level callback if an overcurrent condition
|
|
* is detected.
|
|
*
|
|
* Input Parameters:
|
|
* handler - New overcurrent interrupt handler
|
|
* arg - The argument that will accompany the interrupt
|
|
*
|
|
* Returned Value:
|
|
* Zero (OK) returned on success; a negated errno value is returned on
|
|
* failure.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#if 0 /* Not ready yet */
|
|
int lpc31_setup_overcurrent(xcpt_t handler, void *arg);
|
|
#endif
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
#endif /* __BOARDS_ARM_LPC31XX_OLIMEX_LPC_H3131_INCLUDE_BOARD_H */
|