mirror of
https://github.com/apache/nuttx.git
synced 2026-10-23 14:58:47 +00:00
b49b07cb75
1) Operational issue
TC (Transmission complete) and TDRE (TX Buffer Empty) were transposed in imxrt_serial.c. The end result was that for unoptimised code everything worked fine, but optimised code got itself into a real mess and continually fired interrupts. The patch attached fixes this. This one would have been found much more quickly if this particular board had supported SWO :-/
2) Startup issue
There are a number of chip errata that apply to the 1052 first revision (A-suffix) that don't apply to the second (B-suffix). Those got me for a while and it's important to use an EVK_B_ dev board if you're suffering stability problems with this particular chip. However, even with that resolved with either optimised or unoptimised code when there is no SNVS (Battery Backup) power and the power is switched on the CPU appears to boot but gets stuck with timer interrupts not being generated. The CPU is running and it will execute linear code. I have determined this by putting an 'imxrt_lowputc('A'+irq)' into up_doirq. For the non-running case the output looks like this;
LLLL
this implies 4 0x0b interrupts have been generated, and nothing else. If I hit keys on the keyboard I get 'e' in the flow. 0x0b is the SVC instruction and is the mechanism by which NuttX handles task switching. 'e' is 0x24, which corresponds to the LPUART1 interrupt. Other than these, the system does not respond further but is happily in the idle loop. In this circumstance if you hit SW2 on the EVKB board though the logjam 'unjams' and normal service is established, output now looks like;
LLLLPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPLPP ...etc.
Where 'P' is 0x0f (the SYSTICK interrupt)....this is what _should_ be happening so; SYSTICK starts up after SW2 has been pressed.
From this point on everything works correctly and you can reboot the CPU, put new code into it or do whatever you wish, **provided power is not cycled off**. If power is cycled off then return to the top and go through the process again.
When there is SNVS power to the CPU then power can be switched on and off as you wish, and the CPU will boot correctly. This has been determined by putting 3V onto J6.
I think we are probably doing something naughty with the way we are starting the clocks to the timers. There are certainly some restrictions on imxrt clock manipulation which we have studiously avoided. I am investigating further and have some potential patches but even if I find the root cause it should not be included in 8.2 as the change could be disruptive.
|
||
|---|---|---|
| .. | ||
| a1x | ||
| am335x | ||
| arm | ||
| armv6-m | ||
| armv7-a | ||
| armv7-m | ||
| armv7-r | ||
| c5471 | ||
| common | ||
| cxd56xx | ||
| dm320 | ||
| efm32 | ||
| imx1 | ||
| imx6 | ||
| imxrt | ||
| kinetis | ||
| kl | ||
| lc823450 | ||
| lpc17xx_40xx | ||
| lpc31xx | ||
| lpc43xx | ||
| lpc54xx | ||
| lpc214x | ||
| lpc2378 | ||
| max326xx | ||
| moxart | ||
| nrf52 | ||
| nuc1xx | ||
| s32k1xx | ||
| sam34 | ||
| sama5 | ||
| samd2l2 | ||
| samd5e5 | ||
| samv7 | ||
| stm32 | ||
| stm32f0l0g0 | ||
| stm32f7 | ||
| stm32h7 | ||
| stm32l4 | ||
| str71x | ||
| tiva | ||
| tms570 | ||
| xmc4 | ||
| .gitignore | ||
| Makefile | ||