mirror of
https://github.com/apache/nuttx.git
synced 2026-08-03 05:09:00 +00:00
54b7bf6e36
First commit of ADC for G0. Have it working basically. Need to make changes regarding adccmn stuff. Added changes to make stm32_adc.c compatible with both G0 and other families. Add oversampling support. This is for G0 and L0. Add ADC oversampling to Kconfig. Use adccmn_modifyreg for all, updated hw file to accomodate G0. Style fixes. Move init of oversampling to a function, and call it if OVERSAMPLE is configured. Limited changes to stm32_bringup.c Style fixes to hardware/stm32_adc.h Changed nucleo-g0b1re to run at 64 MHz. Fixed errors in clock setup. Added defines for setting up ADC clock. Added code for STM32G0 ADC clock configuration. Added adc_ckmode_cfg function. ckmode bits were previously neglected, assuming async clock to ADC was used. Added other feedback from pull request #16500. Added feedback from pull request #16500. Changed format of STM32F0L0G0_HAVE_ADC_OVERSAMPLE config. Removed FARs from ioc_set_oversample. Fixed formatting of helps in Kconfig. Adjusted spacing on help content. Simplified adc_common_cfg. CCR_PRESC relies on board.h Fixed formatting Add ADC pinmaps for stm32g0 |
||
|---|---|---|
| .. | ||
| arm | ||
| arm64 | ||
| avr | ||
| dummy | ||
| hc/m9s12 | ||
| mips | ||
| misoc/lm32/misoc | ||
| or1k/mor1kx/or1k | ||
| renesas | ||
| risc-v | ||
| sim/sim/sim | ||
| sparc | ||
| tricore/tc3xx/tc397 | ||
| x86/qemu/qemu-i486 | ||
| x86_64/intel64/qemu-intel64 | ||
| xtensa | ||
| z16/z16f/z16f2800100zcog | ||
| z80 | ||
| .gitignore | ||
| Board.mk | ||
| boardctl.c | ||
| CMakeLists.txt | ||
| dummy.c | ||
| Kconfig | ||
| Makefile | ||