Aksal/nuttx
3
1
Fork 1
mirror of https://github.com/apache/nuttx.git synced 2026-10-17 19:18:55 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 2
nuttx/arch/arm/include
History
Gregory Nutt 270aa2848a Squashed commit of the following: 
BCM2708:  Add enough infrastructrue (more stubs) to get a clean compilation of the Pi Zero configuration (with many undefined things at link time).

    BCM2708:  Add basic interrupt handling logic

    BCM2708: Add interrupt register definitions.

    BCM2708:  Add irq.h header file

    BCM2708/Pi zero:  bcm_boot.c and bcm_memorymap.h now compile.  Added pizero linker script.

    BCM2708/Pi Zero:  Add Make.defs needed to build.

    arch/arm/include/bcm2708, arch/arm/src/bcm2708, configs/pizero:  Add some basic build and configuration logic.

    configs/pizero:  Add some basic structure of the Rasperry Pi Zero port.

    Created directory configs/pizero.  Nothing there now but a README.txt file.

    Add initial boot.c and memorymap.c files
    Author: Alan Carvalho de Assis <acassis@gmail.com>

    Add AUX/UART/SPI registers definition
    Author: Alan Carvalho de Assis <acassis@gmail.com>

    Pizero GPIO registers
    * Initial commit to add GPIO definitions
    * Add remaining GPIO registers definition
    Alan Carvalho de Assis <acassis@gmail.com>

    BCM2708 memory map:  Add VBASE defintions; fix VCSDRAM address per Alan; move all virtual address to the bottom of the file to avoid confusion -- top is all physical address; bottom is all veritural address.

    Add initial memory map to BCM2708/BCM2835
    Alan Carvalho de Assis <acassis@gmail.com>
2017-10-09 13:11:17 -06:00
..
a1x
arm Fix a few compile related issues from the last commit 2016-11-26 12:23:09 -06:00
armv6-m i.MX6 SMP: Inter-CPU data no saved in a non-cacheable region. 2016-11-26 12:04:02 -06:00
armv7-a i.MX6: Remove non-cached, inter-cpu memory region. Not a useful concept. 2016-12-13 16:59:50 -06:00
armv7-m i.MX6 SMP: Inter-CPU data no saved in a non-cacheable region. 2016-11-26 12:04:02 -06:00
armv7-r i.MX6 SMP: Inter-CPU data no saved in a non-cacheable region. 2016-11-26 12:04:02 -06:00
bcm2708 Squashed commit of the following: 2017-10-09 13:11:17 -06:00
c5471
dm320
efm32
imx1
imx6
kinetis Kinetis:Add TPM to K66 chip 2017-05-05 07:12:52 -06:00
kl Kinetis, not Kinetics. 2017-02-07 08:20:52 -06:00
lc823450 Fix a few errors that crept in with my review changes. 2017-08-02 09:19:29 -06:00
lpc11xx Correct some spacing and some unused definition in some irq.h header files. 2017-04-20 12:39:21 -06:00
lpc17xx Rename LP17xx version of CONFIG_GPIO_IRQ to CONFIG_LPC17_GPIOIRQ 2016-07-22 14:18:30 -06:00
lpc31xx
lpc43xx add LPC4337FET256 2017-03-09 10:30:28 +01:00
lpc214x Fix names of pre-processor variables used in header file idempotence 2016-08-06 18:48:45 -06:00
lpc2378 Fix names of pre-processor variables used in header file idempotence 2016-08-06 18:48:45 -06:00
moxart
nuc1xx Cosmetic changes to spacing and comments. 2017-04-20 14:08:08 -06:00
sam34 SAM3/4: Add support for ATSAM4S4C. 2017-01-18 11:56:51 -08:00
sama5
samdl Correct some spacing and some unused definition in some irq.h header files. 2017-04-20 12:39:21 -06:00
samv7
stm32 chip.h edited online with Bitbucket: correct some STM32_NDAC 2017-08-21 07:30:58 +00:00
stm32f0 Add support for the STM32F09X family. 2017-04-21 08:23:25 -06:00
stm32f7 No FSMC, only FMC for STM32F7 2017-07-27 18:27:01 +02:00
stm32l4 Add support to STM32F433RC 2017-08-28 07:05:32 -06:00
str71x
tiva
tms570
xmc4 XMC4xxx: Add FPU support 2017-03-22 12:04:32 -06:00
.gitignore
arch.h
elf.h
inttypes.h Add architecture-specific inttypes.h 2016-10-27 16:01:38 -04:00
irq.h Squashed commit of the following: 2017-10-09 13:11:17 -06:00
limits.h
serial.h
spinlock.h i.MX6 SMP: Inter-CPU data no saved in a non-cacheable region. 2016-11-26 12:04:02 -06:00
stdarg.h
syscall.h
tls.h
types.h
watchdog.h