mirror of
https://github.com/apache/nuttx.git
synced 2026-09-06 17:06:31 +00:00
Correct conditional compilation
git-svn-id: svn://svn.code.sf.net/p/nuttx/code/trunk@2756 42af7a65-404d-4744-a932-0658087f49c3
This commit is contained in:
parent
271b94a9e8
commit
ff7790385b
1 changed files with 1 additions and 1 deletions
|
|
@ -104,7 +104,7 @@ void lpc17_clockconfig(void)
|
|||
|
||||
/* PLL0 is used to generate the CPU clock divider input (PLLCLK). */
|
||||
|
||||
#if CONFIG_LPC17_PLL0
|
||||
#ifdef CONFIG_LPC17_PLL0
|
||||
/* Select the PLL0 source clock, multiplier, and pre-divider values. NOTE that
|
||||
* a special "feed" sequence must be written to the PLL0FEED register in order
|
||||
* for changes to the PLL0CFG register to take effect.
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue