From 9701b0f660f4cd625f5c04eb2555ea48f8980e3e Mon Sep 17 00:00:00 2001 From: Kyle Wilson Date: Tue, 14 Jan 2025 08:13:57 -0600 Subject: [PATCH] Fix memory map for EMAC, ICACHE, and DCACHE. It was dis overed during debug of the ethernet driver that the EMAC base was incorrect. After examination, it was determined that ICACHE and DCACHE also had incorrect base addresses. This commit fixes the base addresses according to the reference manual. --- arch/arm/src/stm32h5/hardware/stm32h5xxx_memorymap.h | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm/src/stm32h5/hardware/stm32h5xxx_memorymap.h b/arch/arm/src/stm32h5/hardware/stm32h5xxx_memorymap.h index af352c628ba..3db23f0fb11 100644 --- a/arch/arm/src/stm32h5/hardware/stm32h5xxx_memorymap.h +++ b/arch/arm/src/stm32h5/hardware/stm32h5xxx_memorymap.h @@ -126,9 +126,9 @@ #define STM32_MPC_WM_BKPRAM_BASE 0x40036400 #define STM32_GTZC1_BASE 0x40032400 -#define STM32_DCACHE_BASE 0x40030400 -#define STM32_ICACHE_BASE 0x40031400 -#define STM32_EMAC_BASE 0x40030400 +#define STM32_DCACHE_BASE 0x40031400 +#define STM32_ICACHE_BASE 0x40030400 +#define STM32_EMAC_BASE 0x40028000 #define STM32_RAMCFG_BASE 0x40026000 #define STM32_FMAC_BASE 0x40023c00 #define STM32_CORDIC_BASE 0x40023800