mirror of
https://github.com/apache/nuttx.git
synced 2026-09-03 15:43:01 +00:00
Changes to conform to coding standard. Also, I assume references to STM32 should be EFM32?
This commit is contained in:
Gregory Nutt
parent
e714cd748c
commit
60d444cd69
1 changed files with 278 additions and 294 deletions
|
|
@ -1,7 +1,7 @@
|
|||
/************************************************************************************
|
||||
* arch/arm/src/stm32/stm32_adc.h
|
||||
* arch/arm/src/efm32/efm32_adc.h
|
||||
*
|
||||
* Copyright (C) 2009, 2011 Gregory Nutt. All rights reserved.
|
||||
* Copyright (C) 2015 Gregory Nutt. All rights reserved.
|
||||
* Author: Gregory Nutt <gnutt@nuttx.org>
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
|
|
@ -33,8 +33,8 @@
|
|||
*
|
||||
************************************************************************************/
|
||||
|
||||
#ifndef __ARCH_ARM_SRC_STM32_STM32_ADC_H
|
||||
#define __ARCH_ARM_SRC_STM32_STM32_ADC_H
|
||||
#ifndef __ARCH_ARM_SRC_EFM32_EFM32_ADC_H
|
||||
#define __ARCH_ARM_SRC_EFM32_EFM32_ADC_H
|
||||
|
||||
/************************************************************************************
|
||||
* Included Files
|
||||
|
|
@ -44,11 +44,7 @@
|
|||
|
||||
#include "chip.h"
|
||||
|
||||
#if defined(CONFIG_STM32_STM32F30XX)
|
||||
# include "chip/stm32f30xxx_adc.h"
|
||||
#else
|
||||
# include "chip/stm32_adc.h"
|
||||
#endif
|
||||
#include "chip/efm32_adc.h"
|
||||
|
||||
#include <nuttx/analog/adc.h>
|
||||
|
||||
|
|
@ -57,114 +53,102 @@
|
|||
************************************************************************************/
|
||||
/* Configuration ********************************************************************/
|
||||
/* Timer devices may be used for different purposes. One special purpose is to
|
||||
* control periodic ADC sampling. If CONFIG_STM32_TIMn is defined then
|
||||
* CONFIG_STM32_TIMn_ADC must also be defined to indicate that timer "n" is intended
|
||||
* control periodic ADC sampling. If CONFIG_EFM32_TIMn is defined then
|
||||
* CONFIG_EFM32_TIMn_ADC must also be defined to indicate that timer "n" is intended
|
||||
* to be used for that purpose.
|
||||
*/
|
||||
|
||||
/* For the STM32 F1 line, timers 1-4 may be used. For STM32 F4 line, timers 1-5 and
|
||||
/* For the EFM32 F1 line, timers 1-4 may be used. For EFM32 F4 line, timers 1-5 and
|
||||
* 8 may be used.
|
||||
*/
|
||||
|
||||
#ifndef CONFIG_STM32_TIM1
|
||||
# undef CONFIG_STM32_TIM1_ADC
|
||||
# undef CONFIG_STM32_TIM1_ADC1
|
||||
# undef CONFIG_STM32_TIM1_ADC2
|
||||
# undef CONFIG_STM32_TIM1_ADC3
|
||||
#ifndef CONFIG_EFM32_TIM1
|
||||
# undef CONFIG_EFM32_TIM1_ADC
|
||||
# undef CONFIG_EFM32_TIM1_ADC1
|
||||
# undef CONFIG_EFM32_TIM1_ADC2
|
||||
# undef CONFIG_EFM32_TIM1_ADC3
|
||||
#endif
|
||||
#ifndef CONFIG_STM32_TIM2
|
||||
# undef CONFIG_STM32_TIM2_ADC
|
||||
# undef CONFIG_STM32_TIM2_ADC1
|
||||
# undef CONFIG_STM32_TIM2_ADC2
|
||||
# undef CONFIG_STM32_TIM2_ADC3
|
||||
#ifndef CONFIG_EFM32_TIM2
|
||||
# undef CONFIG_EFM32_TIM2_ADC
|
||||
# undef CONFIG_EFM32_TIM2_ADC1
|
||||
# undef CONFIG_EFM32_TIM2_ADC2
|
||||
# undef CONFIG_EFM32_TIM2_ADC3
|
||||
#endif
|
||||
#ifndef CONFIG_STM32_TIM3
|
||||
# undef CONFIG_STM32_TIM3_ADC
|
||||
# undef CONFIG_STM32_TIM3_ADC1
|
||||
# undef CONFIG_STM32_TIM3_ADC2
|
||||
# undef CONFIG_STM32_TIM3_ADC3
|
||||
#ifndef CONFIG_EFM32_TIM3
|
||||
# undef CONFIG_EFM32_TIM3_ADC
|
||||
# undef CONFIG_EFM32_TIM3_ADC1
|
||||
# undef CONFIG_EFM32_TIM3_ADC2
|
||||
# undef CONFIG_EFM32_TIM3_ADC3
|
||||
#endif
|
||||
#ifndef CONFIG_STM32_TIM4
|
||||
# undef CONFIG_STM32_TIM4_ADC
|
||||
# undef CONFIG_STM32_TIM4_ADC1
|
||||
# undef CONFIG_STM32_TIM4_ADC2
|
||||
# undef CONFIG_STM32_TIM4_ADC3
|
||||
#ifndef CONFIG_EFM32_TIM4
|
||||
# undef CONFIG_EFM32_TIM4_ADC
|
||||
# undef CONFIG_EFM32_TIM4_ADC1
|
||||
# undef CONFIG_EFM32_TIM4_ADC2
|
||||
# undef CONFIG_EFM32_TIM4_ADC3
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_STM32_STM32F20XX) || defined(CONFIG_STM32_STM32F40XX)
|
||||
# ifndef CONFIG_STM32_TIM5
|
||||
# undef CONFIG_STM32_TIM5_ADC
|
||||
# undef CONFIG_STM32_TIM5_ADC1
|
||||
# undef CONFIG_STM32_TIM5_ADC2
|
||||
# undef CONFIG_STM32_TIM5_ADC3
|
||||
# endif
|
||||
# ifndef CONFIG_STM32_TIM8
|
||||
# undef CONFIG_STM32_TIM8_ADC
|
||||
# undef CONFIG_STM32_TIM8_ADC1
|
||||
# undef CONFIG_STM32_TIM8_ADC2
|
||||
# undef CONFIG_STM32_TIM8_ADC3
|
||||
# endif
|
||||
#else
|
||||
# undef CONFIG_STM32_TIM5_ADC
|
||||
# undef CONFIG_STM32_TIM5_ADC1
|
||||
# undef CONFIG_STM32_TIM5_ADC2
|
||||
# undef CONFIG_STM32_TIM5_ADC3
|
||||
# undef CONFIG_STM32_TIM8_ADC
|
||||
# undef CONFIG_STM32_TIM8_ADC1
|
||||
# undef CONFIG_STM32_TIM8_ADC2
|
||||
# undef CONFIG_STM32_TIM8_ADC3
|
||||
#ifndef CONFIG_EFM32_TIM5
|
||||
# undef CONFIG_EFM32_TIM5_ADC
|
||||
# undef CONFIG_EFM32_TIM5_ADC1
|
||||
# undef CONFIG_EFM32_TIM5_ADC2
|
||||
# undef CONFIG_EFM32_TIM5_ADC3
|
||||
#endif
|
||||
#ifndef CONFIG_EFM32_TIM8
|
||||
# undef CONFIG_EFM32_TIM8_ADC
|
||||
# undef CONFIG_EFM32_TIM8_ADC1
|
||||
# undef CONFIG_EFM32_TIM8_ADC2
|
||||
# undef CONFIG_EFM32_TIM8_ADC3
|
||||
#endif
|
||||
|
||||
/* Timers 6, 7, and 10-14 are not used with the ADC by any supported family */
|
||||
|
||||
#undef CONFIG_STM32_TIM6_ADC
|
||||
#undef CONFIG_STM32_TIM6_ADC1
|
||||
#undef CONFIG_STM32_TIM6_ADC2
|
||||
#undef CONFIG_STM32_TIM6_ADC3
|
||||
#undef CONFIG_STM32_TIM7_ADC
|
||||
#undef CONFIG_STM32_TIM7_ADC1
|
||||
#undef CONFIG_STM32_TIM7_ADC2
|
||||
#undef CONFIG_STM32_TIM7_ADC3
|
||||
#undef CONFIG_STM32_TIM9_ADC
|
||||
#undef CONFIG_STM32_TIM9_ADC1
|
||||
#undef CONFIG_STM32_TIM9_ADC2
|
||||
#undef CONFIG_STM32_TIM9_ADC3
|
||||
#undef CONFIG_STM32_TIM10_ADC
|
||||
#undef CONFIG_STM32_TIM10_ADC1
|
||||
#undef CONFIG_STM32_TIM10_ADC2
|
||||
#undef CONFIG_STM32_TIM10_ADC3
|
||||
#undef CONFIG_STM32_TIM11_ADC
|
||||
#undef CONFIG_STM32_TIM11_ADC1
|
||||
#undef CONFIG_STM32_TIM11_ADC2
|
||||
#undef CONFIG_STM32_TIM11_ADC3
|
||||
#undef CONFIG_STM32_TIM12_ADC
|
||||
#undef CONFIG_STM32_TIM12_ADC1
|
||||
#undef CONFIG_STM32_TIM12_ADC2
|
||||
#undef CONFIG_STM32_TIM12_ADC3
|
||||
#undef CONFIG_STM32_TIM13_ADC
|
||||
#undef CONFIG_STM32_TIM13_ADC1
|
||||
#undef CONFIG_STM32_TIM13_ADC2
|
||||
#undef CONFIG_STM32_TIM13_ADC3
|
||||
#undef CONFIG_STM32_TIM14_ADC
|
||||
#undef CONFIG_STM32_TIM14_ADC1
|
||||
#undef CONFIG_STM32_TIM14_ADC2
|
||||
#undef CONFIG_STM32_TIM14_ADC3
|
||||
#undef CONFIG_EFM32_TIM6_ADC
|
||||
#undef CONFIG_EFM32_TIM6_ADC1
|
||||
#undef CONFIG_EFM32_TIM6_ADC2
|
||||
#undef CONFIG_EFM32_TIM6_ADC3
|
||||
#undef CONFIG_EFM32_TIM7_ADC
|
||||
#undef CONFIG_EFM32_TIM7_ADC1
|
||||
#undef CONFIG_EFM32_TIM7_ADC2
|
||||
#undef CONFIG_EFM32_TIM7_ADC3
|
||||
#undef CONFIG_EFM32_TIM9_ADC
|
||||
#undef CONFIG_EFM32_TIM9_ADC1
|
||||
#undef CONFIG_EFM32_TIM9_ADC2
|
||||
#undef CONFIG_EFM32_TIM9_ADC3
|
||||
#undef CONFIG_EFM32_TIM10_ADC
|
||||
#undef CONFIG_EFM32_TIM10_ADC1
|
||||
#undef CONFIG_EFM32_TIM10_ADC2
|
||||
#undef CONFIG_EFM32_TIM10_ADC3
|
||||
#undef CONFIG_EFM32_TIM11_ADC
|
||||
#undef CONFIG_EFM32_TIM11_ADC1
|
||||
#undef CONFIG_EFM32_TIM11_ADC2
|
||||
#undef CONFIG_EFM32_TIM11_ADC3
|
||||
#undef CONFIG_EFM32_TIM12_ADC
|
||||
#undef CONFIG_EFM32_TIM12_ADC1
|
||||
#undef CONFIG_EFM32_TIM12_ADC2
|
||||
#undef CONFIG_EFM32_TIM12_ADC3
|
||||
#undef CONFIG_EFM32_TIM13_ADC
|
||||
#undef CONFIG_EFM32_TIM13_ADC1
|
||||
#undef CONFIG_EFM32_TIM13_ADC2
|
||||
#undef CONFIG_EFM32_TIM13_ADC3
|
||||
#undef CONFIG_EFM32_TIM14_ADC
|
||||
#undef CONFIG_EFM32_TIM14_ADC1
|
||||
#undef CONFIG_EFM32_TIM14_ADC2
|
||||
#undef CONFIG_EFM32_TIM14_ADC3
|
||||
|
||||
/* Up to 3 ADC interfaces are supported */
|
||||
|
||||
#if STM32_NADC < 3
|
||||
# undef CONFIG_STM32_ADC3
|
||||
#if EFM32_NADC < 3
|
||||
# undef CONFIG_EFM32_ADC3
|
||||
#endif
|
||||
|
||||
#if STM32_NADC < 2
|
||||
# undef CONFIG_STM32_ADC2
|
||||
#if EFM32_NADC < 2
|
||||
# undef CONFIG_EFM32_ADC2
|
||||
#endif
|
||||
|
||||
#if STM32_NADC < 1
|
||||
# undef CONFIG_STM32_ADC1
|
||||
#if EFM32_NADC < 1
|
||||
# undef CONFIG_EFM32_ADC1
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_STM32_ADC1) || defined(CONFIG_STM32_ADC2) || defined(CONFIG_STM32_ADC3)
|
||||
#if defined(CONFIG_EFM32_ADC1) || defined(CONFIG_EFM32_ADC2) || defined(CONFIG_EFM32_ADC3)
|
||||
|
||||
/* DMA support is not yet implemented for this driver */
|
||||
|
||||
|
|
@ -176,391 +160,391 @@
|
|||
* about the timer.
|
||||
*/
|
||||
|
||||
#if defined(CONFIG_STM32_TIM1_ADC1)
|
||||
#if defined(CONFIG_EFM32_TIM1_ADC1)
|
||||
# define ADC1_HAVE_TIMER 1
|
||||
# define ADC1_TIMER_BASE STM32_TIM1_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY STM32_APB2_TIM1_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM2_ADC1)
|
||||
# define ADC1_TIMER_BASE EFM32_TIM1_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY EFM32_APB2_TIM1_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM2_ADC1)
|
||||
# define ADC1_HAVE_TIMER 1
|
||||
# define ADC1_TIMER_BASE STM32_TIM2_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY STM32_APB1_TIM2_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM3_ADC1)
|
||||
# define ADC1_TIMER_BASE EFM32_TIM2_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM2_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM3_ADC1)
|
||||
# define ADC1_HAVE_TIMER 1
|
||||
# define ADC1_TIMER_BASE STM32_TIM3_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY STM32_APB1_TIM3_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM4_ADC1)
|
||||
# define ADC1_TIMER_BASE EFM32_TIM3_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM3_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM4_ADC1)
|
||||
# define ADC1_HAVE_TIMER 1
|
||||
# define ADC1_TIMER_BASE STM32_TIM4_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY STM32_APB1_TIM4_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM5_ADC1)
|
||||
# define ADC1_TIMER_BASE EFM32_TIM4_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM4_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM5_ADC1)
|
||||
# define ADC1_HAVE_TIMER 1
|
||||
# define ADC1_TIMER_BASE STM32_TIM5_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY STM32_APB1_TIM5_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM8_ADC1)
|
||||
# define ADC1_TIMER_BASE EFM32_TIM5_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM5_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM8_ADC1)
|
||||
# define ADC1_HAVE_TIMER 1
|
||||
# define ADC1_TIMER_BASE STM32_TIM8_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY STM32_APB2_TIM8_CLKIN
|
||||
# define ADC1_TIMER_BASE EFM32_TIM8_BASE
|
||||
# define ADC1_TIMER_PCLK_FREQUENCY EFM32_APB2_TIM8_CLKIN
|
||||
#else
|
||||
# undef ADC1_HAVE_TIMER
|
||||
#endif
|
||||
|
||||
#ifdef ADC1_HAVE_TIMER
|
||||
# ifndef CONFIG_STM32_ADC1_SAMPLE_FREQUENCY
|
||||
# error "CONFIG_STM32_ADC1_SAMPLE_FREQUENCY not defined"
|
||||
# ifndef CONFIG_EFM32_ADC1_SAMPLE_FREQUENCY
|
||||
# error "CONFIG_EFM32_ADC1_SAMPLE_FREQUENCY not defined"
|
||||
# endif
|
||||
# ifndef CONFIG_STM32_ADC1_TIMTRIG
|
||||
# error "CONFIG_STM32_ADC1_TIMTRIG not defined"
|
||||
# ifndef CONFIG_EFM32_ADC1_TIMTRIG
|
||||
# error "CONFIG_EFM32_ADC1_TIMTRIG not defined"
|
||||
# warning "Values 0:CC1 1:CC2 2:CC3 3:CC4 4:TRGO"
|
||||
# endif
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_STM32_TIM1_ADC2)
|
||||
#if defined(CONFIG_EFM32_TIM1_ADC2)
|
||||
# define ADC2_HAVE_TIMER 1
|
||||
# define ADC2_TIMER_BASE STM32_TIM1_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY STM32_APB2_TIM1_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM2_ADC2)
|
||||
# define ADC2_TIMER_BASE EFM32_TIM1_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY EFM32_APB2_TIM1_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM2_ADC2)
|
||||
# define ADC2_HAVE_TIMER 1
|
||||
# define ADC2_TIMER_BASE STM32_TIM2_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY STM32_APB1_TIM2_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM3_ADC2)
|
||||
# define ADC2_TIMER_BASE EFM32_TIM2_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM2_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM3_ADC2)
|
||||
# define ADC2_HAVE_TIMER 1
|
||||
# define ADC2_TIMER_BASE STM32_TIM3_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY STM32_APB1_TIM3_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM4_ADC2)
|
||||
# define ADC2_TIMER_BASE EFM32_TIM3_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM3_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM4_ADC2)
|
||||
# define ADC2_HAVE_TIMER 1
|
||||
# define ADC2_TIMER_BASE STM32_TIM4_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY STM32_APB1_TIM4_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM5_ADC2)
|
||||
# define ADC2_TIMER_BASE EFM32_TIM4_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM4_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM5_ADC2)
|
||||
# define ADC2_HAVE_TIMER 1
|
||||
# define ADC2_TIMER_BASE STM32_TIM5_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY STM32_APB1_TIM5_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM8_ADC2)
|
||||
# define ADC2_TIMER_BASE EFM32_TIM5_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM5_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM8_ADC2)
|
||||
# define ADC2_HAVE_TIMER 1
|
||||
# define ADC2_TIMER_BASE STM32_TIM8_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY STM32_APB2_TIM8_CLKIN
|
||||
# define ADC2_TIMER_BASE EFM32_TIM8_BASE
|
||||
# define ADC2_TIMER_PCLK_FREQUENCY EFM32_APB2_TIM8_CLKIN
|
||||
#else
|
||||
# undef ADC2_HAVE_TIMER
|
||||
#endif
|
||||
|
||||
#ifdef ADC2_HAVE_TIMER
|
||||
# ifndef CONFIG_STM32_ADC2_SAMPLE_FREQUENCY
|
||||
# error "CONFIG_STM32_ADC2_SAMPLE_FREQUENCY not defined"
|
||||
# ifndef CONFIG_EFM32_ADC2_SAMPLE_FREQUENCY
|
||||
# error "CONFIG_EFM32_ADC2_SAMPLE_FREQUENCY not defined"
|
||||
# endif
|
||||
# ifndef CONFIG_STM32_ADC2_TIMTRIG
|
||||
# error "CONFIG_STM32_ADC2_TIMTRIG not defined"
|
||||
# ifndef CONFIG_EFM32_ADC2_TIMTRIG
|
||||
# error "CONFIG_EFM32_ADC2_TIMTRIG not defined"
|
||||
# warning "Values 0:CC1 1:CC2 2:CC3 3:CC4 4:TRGO"
|
||||
# endif
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_STM32_TIM1_ADC3)
|
||||
#if defined(CONFIG_EFM32_TIM1_ADC3)
|
||||
# define ADC3_HAVE_TIMER 1
|
||||
# define ADC3_TIMER_BASE STM32_TIM1_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY STM32_APB2_TIM1_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM2_ADC3)
|
||||
# define ADC3_TIMER_BASE EFM32_TIM1_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY EFM32_APB2_TIM1_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM2_ADC3)
|
||||
# define ADC3_HAVE_TIMER 1
|
||||
# define ADC3_TIMER_BASE STM32_TIM2_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY STM32_APB1_TIM2_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM3_ADC3)
|
||||
# define ADC3_TIMER_BASE EFM32_TIM2_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM2_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM3_ADC3)
|
||||
# define ADC3_HAVE_TIMER 1
|
||||
# define ADC3_TIMER_BASE STM32_TIM3_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY STM32_APB1_TIM3_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM4_ADC3)
|
||||
# define ADC3_TIMER_BASE EFM32_TIM3_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM3_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM4_ADC3)
|
||||
# define ADC3_HAVE_TIMER 1
|
||||
# define ADC3_TIMER_BASE STM32_TIM4_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY STM32_APB1_TIM4_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM5_ADC3)
|
||||
# define ADC3_TIMER_BASE EFM32_TIM4_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM4_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM5_ADC3)
|
||||
# define ADC3_HAVE_TIMER 1
|
||||
# define ADC3_TIMER_BASE STM32_TIM5_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY STM32_APB1_TIM5_CLKIN
|
||||
#elif defined(CONFIG_STM32_TIM8_ADC3)
|
||||
# define ADC3_TIMER_BASE EFM32_TIM5_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY EFM32_APB1_TIM5_CLKIN
|
||||
#elif defined(CONFIG_EFM32_TIM8_ADC3)
|
||||
# define ADC3_HAVE_TIMER 1
|
||||
# define ADC3_TIMER_BASE STM32_TIM8_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY STM32_APB2_TIM8_CLKIN
|
||||
# define ADC3_TIMER_BASE EFM32_TIM8_BASE
|
||||
# define ADC3_TIMER_PCLK_FREQUENCY EFM32_APB2_TIM8_CLKIN
|
||||
#else
|
||||
# undef ADC3_HAVE_TIMER
|
||||
#endif
|
||||
|
||||
#ifdef ADC3_HAVE_TIMER
|
||||
# ifndef CONFIG_STM32_ADC3_SAMPLE_FREQUENCY
|
||||
# error "CONFIG_STM32_ADC3_SAMPLE_FREQUENCY not defined"
|
||||
# ifndef CONFIG_EFM32_ADC3_SAMPLE_FREQUENCY
|
||||
# error "CONFIG_EFM32_ADC3_SAMPLE_FREQUENCY not defined"
|
||||
# endif
|
||||
# ifndef CONFIG_STM32_ADC3_TIMTRIG
|
||||
# error "CONFIG_STM32_ADC3_TIMTRIG not defined"
|
||||
# ifndef CONFIG_EFM32_ADC3_TIMTRIG
|
||||
# error "CONFIG_EFM32_ADC3_TIMTRIG not defined"
|
||||
# warning "Values 0:CC1 1:CC2 2:CC3 3:CC4 4:TRGO"
|
||||
# endif
|
||||
#endif
|
||||
|
||||
#if defined(ADC1_HAVE_TIMER) || defined(ADC2_HAVE_TIMER) || defined(ADC3_HAVE_TIMER)
|
||||
# define ADC_HAVE_TIMER 1
|
||||
# if defined(CONFIG_STM32_STM32F10XX) && !defined(CONFIG_STM32_FORCEPOWER)
|
||||
# warning "CONFIG_STM32_FORCEPOWER must be defined to enable the timer(s)"
|
||||
# if defined(CONFIG_EFM32_EFM32F10XX) && !defined(CONFIG_EFM32_FORCEPOWER)
|
||||
# warning "CONFIG_EFM32_FORCEPOWER must be defined to enable the timer(s)"
|
||||
# endif
|
||||
#else
|
||||
# undef ADC_HAVE_TIMER
|
||||
#endif
|
||||
|
||||
/* NOTE: The following assumes that all possible combinations of timers and
|
||||
* values are support EXTSEL. That is not so and it varies from one STM32 to another.
|
||||
* values are support EXTSEL. That is not so and it varies from one EFM32 to another.
|
||||
* But this (wrong) assumptions keeps the logic as simple as possible. If un
|
||||
* unsupported combination is used, an error will show up later during compilation
|
||||
* although it may be difficult to track it back to this simplification.
|
||||
*/
|
||||
|
||||
#if defined(CONFIG_STM32_TIM1_ADC1)
|
||||
# if CONFIG_STM32_ADC1_TIMTRIG == 0
|
||||
#if defined(CONFIG_EFM32_TIM1_ADC1)
|
||||
# if CONFIG_EFM32_ADC1_TIMTRIG == 0
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC1
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 1
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC2
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 2
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC3
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 3
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC4
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 4
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T1TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC1_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC1_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM2_ADC1)
|
||||
# if CONFIG_STM32_ADC1_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM2_ADC1)
|
||||
# if CONFIG_EFM32_ADC1_TIMTRIG == 0
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC1
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 1
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC2
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 2
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC3
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 3
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC4
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 4
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T2TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC1_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC1_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM3_ADC1)
|
||||
# if CONFIG_STM32_ADC1_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM3_ADC1)
|
||||
# if CONFIG_EFM32_ADC1_TIMTRIG == 0
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC1
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 1
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC2
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 2
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC3
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 3
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC4
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 4
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T3TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC1_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC1_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM4_ADC1)
|
||||
# if CONFIG_STM32_ADC1_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM4_ADC1)
|
||||
# if CONFIG_EFM32_ADC1_TIMTRIG == 0
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC1
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 1
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC2
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 2
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC3
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 3
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC4
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 4
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T4TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC1_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC1_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM5_ADC1)
|
||||
# if CONFIG_STM32_ADC1_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM5_ADC1)
|
||||
# if CONFIG_EFM32_ADC1_TIMTRIG == 0
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC1
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 1
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC2
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 2
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC3
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 3
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC4
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 4
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T5TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC1_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC1_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM8_ADC1)
|
||||
# if CONFIG_STM32_ADC1_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM8_ADC1)
|
||||
# if CONFIG_EFM32_ADC1_TIMTRIG == 0
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC1
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 1
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC2
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 2
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC3
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 3
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC4
|
||||
# elif CONFIG_STM32_ADC1_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC1_TIMTRIG == 4
|
||||
# define ADC1_EXTSEL_VALUE ADC_CR2_EXTSEL_T8TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC1_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC1_TIMTRIG is out of range"
|
||||
# endif
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_STM32_TIM1_ADC2)
|
||||
# if CONFIG_STM32_ADC2_TIMTRIG == 0
|
||||
#if defined(CONFIG_EFM32_TIM1_ADC2)
|
||||
# if CONFIG_EFM32_ADC2_TIMTRIG == 0
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC1
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 1
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC2
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 2
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC3
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 3
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC4
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 4
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T1TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC2_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC2_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM2_ADC2)
|
||||
# if CONFIG_STM32_ADC2_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM2_ADC2)
|
||||
# if CONFIG_EFM32_ADC2_TIMTRIG == 0
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC1
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 1
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC2
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 2
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC3
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 3
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC4
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 4
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T2TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC2_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC2_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM3_ADC2)
|
||||
# if CONFIG_STM32_ADC2_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM3_ADC2)
|
||||
# if CONFIG_EFM32_ADC2_TIMTRIG == 0
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC1
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 1
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC2
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 2
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC3
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 3
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC4
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 4
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T3TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC2_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC2_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM4_ADC2)
|
||||
# if CONFIG_STM32_ADC2_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM4_ADC2)
|
||||
# if CONFIG_EFM32_ADC2_TIMTRIG == 0
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC1
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 1
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC2
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 2
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC3
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 3
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC4
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 4
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T4TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC2_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC2_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM5_ADC2)
|
||||
# if CONFIG_STM32_ADC2_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM5_ADC2)
|
||||
# if CONFIG_EFM32_ADC2_TIMTRIG == 0
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC1
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 1
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC2
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 2
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC3
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 3
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC4
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 4
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T5TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC2_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC2_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM8_ADC2)
|
||||
# if CONFIG_STM32_ADC2_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM8_ADC2)
|
||||
# if CONFIG_EFM32_ADC2_TIMTRIG == 0
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC1
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 1
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC2
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 2
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC3
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 3
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC4
|
||||
# elif CONFIG_STM32_ADC2_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC2_TIMTRIG == 4
|
||||
# define ADC2_EXTSEL_VALUE ADC_CR2_EXTSEL_T8TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC2_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC2_TIMTRIG is out of range"
|
||||
# endif
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_STM32_TIM1_ADC3)
|
||||
# if CONFIG_STM32_ADC3_TIMTRIG == 0
|
||||
#if defined(CONFIG_EFM32_TIM1_ADC3)
|
||||
# if CONFIG_EFM32_ADC3_TIMTRIG == 0
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC1
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 1
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC2
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 2
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC3
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 3
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T1CC4
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 4
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T1TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC3_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC3_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM2_ADC3)
|
||||
# if CONFIG_STM32_ADC3_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM2_ADC3)
|
||||
# if CONFIG_EFM32_ADC3_TIMTRIG == 0
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC1
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 1
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC2
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 2
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC3
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 3
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T2CC4
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 4
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T2TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC3_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC3_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM3_ADC3)
|
||||
# if CONFIG_STM32_ADC3_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM3_ADC3)
|
||||
# if CONFIG_EFM32_ADC3_TIMTRIG == 0
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC1
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 1
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC2
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 2
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC3
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 3
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T3CC4
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 4
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T3TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC3_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC3_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM4_ADC3)
|
||||
# if CONFIG_STM32_ADC3_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM4_ADC3)
|
||||
# if CONFIG_EFM32_ADC3_TIMTRIG == 0
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC1
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 1
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC2
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 2
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC3
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 3
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T4CC4
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 4
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T4TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC3_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC3_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM5_ADC3)
|
||||
# if CONFIG_STM32_ADC3_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM5_ADC3)
|
||||
# if CONFIG_EFM32_ADC3_TIMTRIG == 0
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC1
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 1
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC2
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 2
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC3
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 3
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T5CC4
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 4
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T5TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC3_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC3_TIMTRIG is out of range"
|
||||
# endif
|
||||
#elif defined(CONFIG_STM32_TIM8_ADC3)
|
||||
# if CONFIG_STM32_ADC3_TIMTRIG == 0
|
||||
#elif defined(CONFIG_EFM32_TIM8_ADC3)
|
||||
# if CONFIG_EFM32_ADC3_TIMTRIG == 0
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC1
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 1
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 1
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC2
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 2
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 2
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC3
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 3
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 3
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T8CC4
|
||||
# elif CONFIG_STM32_ADC3_TIMTRIG == 4
|
||||
# elif CONFIG_EFM32_ADC3_TIMTRIG == 4
|
||||
# define ADC3_EXTSEL_VALUE ADC_CR2_EXTSEL_T8TRGO
|
||||
# else
|
||||
# error "CONFIG_STM32_ADC3_TIMTRIG is out of range"
|
||||
# error "CONFIG_EFM32_ADC3_TIMTRIG is out of range"
|
||||
# endif
|
||||
#endif
|
||||
|
||||
|
|
@ -577,7 +561,7 @@ extern "C" {
|
|||
#endif
|
||||
|
||||
/****************************************************************************
|
||||
* Name: stm32_adcinitialize
|
||||
* Name: efm32_adcinitialize
|
||||
*
|
||||
* Description:
|
||||
* Initialize the ADC.
|
||||
|
|
@ -593,8 +577,8 @@ extern "C" {
|
|||
****************************************************************************/
|
||||
|
||||
struct adc_dev_s;
|
||||
EXTERN struct adc_dev_s *stm32_adcinitialize(int intf, const uint8_t *chanlist,
|
||||
int nchannels);
|
||||
struct adc_dev_s *efm32_adcinitialize(int intf, const uint8_t *chanlist,
|
||||
int nchannels);
|
||||
|
||||
#undef EXTERN
|
||||
#ifdef __cplusplus
|
||||
|
|
@ -602,6 +586,6 @@ EXTERN struct adc_dev_s *stm32_adcinitialize(int intf, const uint8_t *chanlist,
|
|||
#endif
|
||||
#endif /* __ASSEMBLY__ */
|
||||
|
||||
#endif /* CONFIG_STM32_ADC || CONFIG_STM32_ADC2 || CONFIG_STM32_ADC3 */
|
||||
#endif /* __ARCH_ARM_SRC_STM32_STM32_ADC_H */
|
||||
#endif /* CONFIG_EFM32_ADC || CONFIG_EFM32_ADC2 || CONFIG_EFM32_ADC3 */
|
||||
#endif /* __ARCH_ARM_SRC_EFM32_EFM32_ADC_H */
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue